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Abstract 
This paper reports on the design, construction, and testing of an FM receiver. The design is split 
into two portions, the analog FM front end and the digital demodulator. The job of the front 
end is to down convert the RF signal to a frequency that is low enough to sample with an analog 
to digital converter. The construction of the front end is done using what is known as “Ugly 
Construction.” That is, all the components are soldered together floating over a ground plane.  
 
The second portion of the design is the demodulator. The phase lock loop method of 
demodulating FM signals is used. The phase lock loop demodulator is designed in the digital 
domain on an FPGA. The design approach used for the demodulator is a digital hardware 
implementation using VHDL.  
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1.  Introduction 
In the past radio receivers were designed with analog circuitry. This inherently has the same 
problems that all analog circuits have. That is, they are susceptible to temperature variations, 
electrical noise, component aging, and they are complicated and inflexible. Initially, as digital 
circuits and processors were developed, they were not useful for radio or any high frequency 
circuitry since they operated at low frequencies and their transistor density was not enough for 
the signal processing needed in receivers. However, with the exponential increase in transistor 
density, faster clock rates, and faster A/D converters radio frequency receivers and possibly 
higher frequency receivers and transmitters are now suited for the digital domain.  
 
Today, with transistor densities in the billions and clock rates in the GHz range, digital receivers 
are everywhere. Because of the advantages of digital communication systems, a concept of 
Software Defined Radio (SDR) has become popular in the literature. The ideal concept of SDR is 
to sample the RF signal with as little as possible analog manipulation. That is, ideally we would 
have an A/D converter at the output of an antenna and do all of the require signal processing in 
the digital domain. However, sufficiently fast A/D converters are not cheap enough yet, 
therefore we still require a front end to generate an intermediate frequency to sample. Once 
the signal is in the digital domain the designer has all the benefits of digital signal processing as 
described before, and the ease of configuration and reconfiguration.  This senior project paper 
reports on the design and implementation of an FM receiver front end and of a digital phase 
lock loop design to demodulate FM broadcast signals. The digital phase lock loop will be 
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designed in VHDL on a Digilent NEXYS FPGA board. The goal of the front end of the receiver is 
to down convert the RF signal to an IF frequency that is possible to sample using the A/D 
converter that Digilent sells for the NEXYS FPGA board. 
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2. Background 
A digital FM demodulator design can either be done in software or hardware. There are 
tradeoffs between the two design approaches. Software is quicker to implement because you 
can write in high level languages such as C. However, if the design is done in software more 
clock cycles will be required to complete all the operations necessary since only one operation 
can happen per clock cycle. If the design is done in hardware many circuits can be running 
simultaneously synced by the same clock, resulting in a much faster design. However, the 
design will need to be done in a hardware description language such as VHSIC Hardware 
Description Language (VHDL) or Verilog, this will require a more tedious design process. The FM 
demodulator design chosen for this project is done in hardware on a Digilent NEXYS FPGA 
board. The NEXYS FPGA board uses the Xilinx Sparten3 FPGA chip. FPGAs are Field-
Programmable Gate Arrays. That is, they contain programmable logic blocks that can be 
reconfigured with a hardware description language. The hardware description language used is 
VHDL. The NEXYS board that is used in this project is shown in figure 1.  
 
Figure 1 - Digilent NEXYS Board with the Xilinx Sparten3-200 FPGA 
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The technique used to design the FM demodulator is the phase locked loop. A rough idea of 
how a phase lock loop can demodulate an FM signal follow: A phase comparator is used to 
generate an error signal corresponding to the difference in phase between the input signal and 
a reference signal. The phase comparator is often a multiplier and therefore we will produce 
additional signals that will need to be filtered out with a digital filter. The reference signal is 
generated by a numerically controlled oscillator whose frequency is determined by the error 
signal. A basic FM demodulator is shown in figure 2. 
Phase 
Detector
Loop Filter
H(z)
Numerically 
Controlled 
Oscillator
Input FM 
Modulated 
Signal
Error Signal 
with 
Additional 
Frequency 
Products
Error Signal
Demodulate
Output Signal
Reference 
Signal
 
Figure 2 - Phase Lock Loop Overview 
While the digital demodulation is the most interesting part of the project, the larger and more 
complicated part of the project is the front end of the receiver. The front end is used to down 
convert the RF signal to a frequency band that is possible to sample using the A/D converters 
on the NEXYS board. A two stage superheterdyne receiver will be used for the frontend. The 
complexity of the analog superheterodyne receiver will illustrate why the concept of software 
defined radio has become so popular. 
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3. Requirements 
The requirements for the front end of the FM demodulator are as follows: 
1. The front end will step down the selected channel of the FM band to 360kHz so that the 
signal can be sampled by the NEXYS PmodAD1 A/D converter. 
2. The front end will filter the input signal so that only the selected channel is sampled by 
the A/D converter. 
3. The channel selection will be controlled by the NEXYS board.  
The requirements for the digital FM demodulator are as follows: 
1. The digital FM demodulator must demodulate the selected FM channel. The output 
should be sent through the D/A to an amplifier driving a speaker.  
2. The buttons on the NEXYS board will be used to tune the frontend to the desired FM 
station. 
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4.  Design 
The design is broken into two sections. The first section is the FM demodulator design. The 
second section will be the design of the FM radio front end.  
4.1 FM Demodulator Design 
The technique used to demodulate the FM signal is the popular phase lock loop demodulator. 
The design approach is to design the FM demodulator as if it were an analog phase lock loop, 
only it will be implemented with digital components rather than their analog counter parts. 
Therefore, the following design presented here works whether an analog phase detector, 
analog filter, and analog voltage controlled oscillator are used or a digital phase detector, digital 
filter, and a digital numerically controlled oscillator are used. Instead of voltages, digital words 
are used to represent the signal. The most basic phase lock loop used for FM demodulation 
consists of a Phase detector, loop filter and a voltage controlled oscillator. The diagram in figure 
3 shows how these components are arranged. 
 
 
Phase 
Detector
Lowpass
Filter
Numerically 
Controlled 
Oscillator
e(t)
V(t)
r(t)
s(t)
 
Figure 3 - Phase Lock Loop with Signals 
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4.1.1 Phase Detector 
The phase detector was implemented with a simple multiplier. While other phase detector 
designs exist, a multiplier is the simplest to implement. In the VHDL model we could use a 
Booth multiplier if area is a greater concern or a Wallace-tree multiplier if high speed is of 
greater concern [1].  However, FPGA board are optimized for certain multiplier architectures, 
therefore, we will let the Xilinx ISE determine the multiplier to use. We will not be using any 
negative numbers in this design. All signals will be positive integers. As a consequence, the 
output is more complicated since the inputs will be DC shifted. If we had signed inputs with a 
zero DC offset, the output would be as follows: 
             (         )                                                
                                                
          
 
[   (                   )                         ] 
When locked, 
         
          
 
[   (               )                ] 
We will design a filter to remove the 2Wref term and will be left with 
          
 
               
A term related to the phase error between the two signals. However, in our case we have DC 
shifted values and the output will be as follows: 
             (         )                                                    
         [        (         )       ][                         ] 
              (         )                                         
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              (         )             
The first term is what we had before when we had no DC offset. However, with the DC offset 
we get these extra terms: 
                                      (         )             
In addition to filtering out the signal at twice the frequency, we will also need to filter out the 
signals at the reference frequency. After filtering and when locked, the signal should be as 
follows: 
          
 
   (         )             
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4.1.2 Loop Filter 
The digital filter is implemented with a first order low pass filter described by the following 
transfer function: 
    (
   
 
)
   
   
 
The 3-dB cutoff is determined by: 
      
  (
  
    
)                                    
Where fc is the cutoff frequency and Ts is the sampling period([2], pg. 650). If we choose 
fc=15kHz then we will be able to demodulate the mono audio signal in an FM station as shown 
in figure 4. 
 
Figure 4 – FM Radio Spectrum of a Single Channel [3] 
With sampling rate Ts = 1.25MHz and fs = 15kHz α is found as follows: 
            (
 
       
)         
                    
      
  (
  
    
)                        
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Therefore, our transfer function looks like: 
       (
        
 
) (
   
        
)         (
     
           
) 
Now taking the inverse Z transform, 
                                            
However, we are not going to use floating point values on our FPGA, instead we will multiply 
all the coefficients by 2
16
 , round to the nearest integer, and then shift the result to the right by 16 
bits to effectively divide by 2
16
. 16 is an arbitrary number of bits that gave a reasonable 
resolution to the floating point values calculated.  
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4.1.3 Numerically Controlled Oscillator (NCO) 
The NCO used is of the standard accumulation type. That is, every clock cycle you add a word to 
the accumulator that corresponds to the output frequency. The accumulator is then used to 
index into a cosine ROM, which then produces the sinusoidal output.  This is shown in the 
diagram in figure 5. For this technique higher frequency signals are produced with lower 
resolution than lower frequency signals. The Offset signal is used to get NCO oscillating around 
360kHz. The tune signal comes from the filtered error voltage of the phase detector. 
 
  
D Q 
 
+ 
COSINE 
ROM Offset 
Tune 
CLK 
Figure 5 - Accumulator Type NCO 
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4.1.4 Channel Selection 
There will be some logic required to increase or decrease the voltage at the second DAC output 
so that the DAC output can be used to tune the VCO for channel selection. From the VCO design 
section we know that the VCO frequency increases 6KHz per count. The Channel section circuit 
is designed so that if you press and hold button 1 the frequency will increase 60KHz every 
second. If you press and hold button 2, the frequency will decrease 60KHz every second. This 
allows the user to scan for the radio station they wish to listen to.  
4.2 FM Front End Design 
The front end design used is a dual conversion superheterodyne front end. We must use two 
stages because the best ceramic filters for channel selection are at an IF of 10.7MHz, however 
the A/D converter used has built in filters with a cut-off at 500kHz and the maximum sampling 
rate is 1 MSPS. To meet the Nyquist criteria we will use a second stage IF of 360KHz. A block 
diagram with all the components that are required is shown in figure 6. 
VCO
IF FilterRF Amplifier RF Filter
IF
LO
RF
Automatic
Gain
Circuit
10.7MHz
88MHz-108MHz
98.8MHz-118.6MHz
RF IF
LO
11.06MHz
Anti-Aliasing
Filter
 
Figure 6 - FM Front End Block Diagram 
  
13 
 
13 
 
4.2.1 RF Amplifier 
High frequency monolithic amplifiers are used for the RF amplifier stage. The Mini-Circuits 
MAV-11 amplifiers were chosen for the following specifications: 50 Ohm Input and Output 
Impedance, Operate between 50 and 1000MHz, and 12dB of gain at 100MHz. The maximum 
output power is 18.2dBm with an IP3 of 34 dBm. Because it is possible to receive up to 0dBm of 
power if close to a radio station, only two stages of MAV-11 amplifiers are used, for a total of 
24dB of gain. The circuit diagram is shown in figure 7. The biasing resistors R1 and R2 were 
chosen to be 100Ohms based on the suggested biasing resistors in the datasheet for the MAV-
11s.  
 
Figure 7 - RF Amplifier Schematic 
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4.2.2 RF Filter 
FM broadcast station are between 88MHz and 108MHz. Therefore, any signal that is received 
on the antenna that is not in this range should be rejected. To accomplish this, a 5th order 
maximally flat filter with a lower cutoff frequency at 88MHz and an upper cutoff frequency of 
118MHz is used. The upper cutoff is 118MHz instead of 108MHz, because when building the 
actual filter the cutoffs tend to be much lower than the theoretical cutoffs. Agilent Advanced 
Design System software is used for the design. The filter design and magnitude response are 
shown in figures 8 and 9 respectively. 
 
Figure 8 - RF Filter Simulated Magnitude Response 
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Figure 9 - RF Filter Schematic 
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4.2.3 Mixers 
Gilbert cell mixers are used in this design. The advantage of using Gilbert cell mixers is that 
there is RF to IF gain instead of insertion loss. HFA3101 transistor packages were used. These 
transistors are already configured in a gilbert cell configuration, they just need biasing. These 
gilbert cells are biased for about 10dB of gain. The biasing circuit is the circuit suggested in the 
datasheet. However, for the mixer with an IF of 360KHz a choke of 66uH was used instead. The 
circuit is shown in figure 10. 
 
Figure 10 - Gilbert Cell Mixer Schematic 
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4.2.4 10.7MHz IF Bandpass Filter  
Each FM channel has 200kHz between its center frequency and the center frequency of the 
next channel. The bandwidth of each channel is 100KHz. Therefore, we must use a ceramic 
filter to filter at the 10.7MHz IF. The filter chosen is the TDK107MS ceramic filter. The datasheet 
reports a bandwidth of 180KHz. An image of the filter is shown in figure 11. 
 
Figure 11 - TDK107MS Filter 
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4.2.5 Automatic Gain Control 
The input power for the selected station can vary widely. In order for the design to work with 
varying power levels we need to amplify the input signal to a constant power level. The Analog 
Devices AD603 variable gain amplifiers, along with a half-wave power detector were used for 
this task. The design is a reference design from the datasheet for the AD603. R2 and R5 are set 
to 10kOhm to give each stage a maximum gain of 46dB resulting in a total maximum gain of 
92dB. The BJTs used for the detector are the BJTs on the CA3086F chip, however just about any 
BJT will work. The AGC schematic is shown in figure 12.  
 
 
Figure 12 - Automatic Gain Control Schematic 
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4.2.6 11.06MHz Oscillator 
The output of the 11.06MHz oscillator will be the LO for the second stage mixer. It will convert 
the 10.7MHz IF down to 360kHz. A Colpitts oscillator design was used. The BC548 transistor was 
used because of its relatively high gain-bandwidth product of 100MHz. It is not the ideal 
transistor, a transistor with a higher gain-bandwidth product would be ideal. The inductor 
values and capacitor values for resonance at 11.06MHz were calculated as follows: 
   
 
  √   
 
   
 
         
 
If we choose L=2uH, 
   
 
(             )
 
        
       
If   =470pf,   is calculated as follows, 
   
    
     
 
   
    
     
 
              
           
       
The final values were optimized in ADS. The transistor was biased for a collector current of 
10mA. C8 and C7 are used as an impedance transformer with N=1/5.7. These values were 
optimized in ADS to reduce distortion but maximize power to the output. The output is then 
buffered by a NLB-310-T1 amplifier, which is just like the MAV-11 only it works from DC to 
10GHz. The schematic is shown in figure 13. The simulated results in figure 14 show an output 
power of -1.8dBm at 11.06MHz. 
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Figure 13 - Colpitts Oscillator Schematic 
 
 
Figure 14 - Colpitts Simulated Output, Harmonix Index 1.0=11.06MHz 
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4.2.7 Voltage Controlled Oscillator 
The POS-200 was selected for the voltage controlled oscillator. The output of the POS-200 will 
be mixed with the RF to generate the 10.7MHz IF. The POS-200 generates signals between 
100MHz and 200MHz, which is the right range for high side injection.  The control voltage of 
the VCO is controlled by a summing amplifier. The tuning voltage from the NEXYS board is 
summed with an offset voltage. The summer op-amp circuit is then followed by an inverter, 
that output is then tied to the control pin of the VCO. Any general purpose op-amp will work in 
this design. The POS-200 frequency versus control voltage was measured; the results of the 
measurements are shown in figure 15.  
VCO Tuning Characteristics 
 
Voltage  
(V) 
Frequency 
(MHz) 
0 88 
1 95 
2 103 
3 111 
4 119 
5 126 
6 134 
7 141 
8 149 
9 157 
10 165 
11 173 
12 181 
13 189 
14 197 
15 205 
  Output Power 
(dBm) 13 
Note: Output power was constant as a function of tune voltage 
Figure 15 - VCO Frequency versus Control Voltage Measurements 
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The D/A converter has a full scale range between 0 and 3.3V. The resolution of the D/A 
converter is 12 bits therefore, 
        
    
    
          
The frequency is linearly proportional to the control voltage, where the constant of 
proportionality is read from the slope in figure 15. 
                  
Therefore, the smallest change in frequency possible,    is as follows, 
   (
        
 
)                        
With zero volts at the control voltage the VCO oscillates at 88MHz. The first FM channel 
requires that the VCO oscillates at 98.6MHz. However, to leave room for error we will use an 
offset voltage that brings the VCO up to 98.14MHz. 
                      
   
              
      
      
The 1.3V needed for the offset voltage of the VCO is generated by a voltage divider from the 
3.4V regulator. The schematic for the voltage controlled oscillator circuit is shown in figure 16. 
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Figure 16 - Voltage Controlled Oscillator Schematic 
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4.2.8 Anti-Aliasing Filter and Amplifier 
A 3 pole Sallen Key Butterworth active lowpass filter was designed as an anti-aliasing filter. The 
A/D converter already includes a 2-pole anti-aliasing filter with a cutoff of 500kHz, this filter is 
for additional anti-aliasing.   
 
Figure 17 - General 3-Pole Sallen Key Amplifier Circuit Diagram 
After writing nodal equations and finding the transfer function of the Sallen key filter circuit, 
shown in figure 17, the transfer function can be compared to the general form of a 3-pole 
Butterworth lowpass filter. Using this method we then have the values of resistors and 
capacitors for a 1Hz cutoff which are as follows. R1o= 1.292kΩ, R2 o =2.093kΩ, R3 o =3.698kΩ,  
C1 o = 1mF, C2 o =1mF, C3 o =100uF. R4 = 0Ω and R5= inf Ω, due to stability issues we will avoid 
any gain in this design. The values of resistors are then scaled as follows. 
   
 
    
   
Where the resistor values are scaled by multiplying each value by x and the capacitors are 
scaled by multiplying each capacitance by y. [4] 
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The 3dB cutoff is design to be at 700KHz to avoid additional attenuation near 500kHz while still 
providing additional antialiasing from the higher order mixing terms of the mixer proceeding 
the anti-aliasing filter stage.  
   
 
    
 
 
           
           
If we choose C2=100pF then, 
  
  
   
 
     
   
        
  
         
      
      
Now scaling up the resistor and capacitor values we find, 
R1=2.94kΩ, R2=4.76kΩ, R3=8.41kΩ, C1=100pF, C2=100pF, C3=10pF 
The lowpass filter is then followed by an amplifier with a gain of 12dB. The op-amps used are 
LF351s. LF351s have a gain-bandwidth product of 4MHz. The Anti-Aliasing Filter and Amplifier 
schematic are shown in figure 18. The simulated magnitude response is shown in figure 19. 
 
 
Figure 18 - Anti-Aliasing Filter and Amplifier Schematic 
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Figure 19 - Anti-Aliasing Filter Simulated Magnitude Response 
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5.  Implementation and Construction 
This section will be broken into two portions, the first is the implementation and testing of the 
demodulator, the second part is the implementation and testing of the front end. 
5.1 FM Demodulator 
A more detailed overview of the components that will need to be implemented in VHDL is 
shown in figure 20. Each component will be discussed in detail in this section. 
 
VHDL Components
A\D Converter
PmodAD1
12Bit
Serial Data 
Output
Phase 
Detector
Multiplier
Lowpass Filter
First Order
NCO
DA Converter
PmodDA2
12Bit
Serial Data
 Input
AD
Reference
Component
DA
Reference
Component12 12 12
12
12
455KHz FM 
Modulated 
Signal Audio 
Signal
Channel
Select
DA
Reference
Component
Button1
Button2
DA Converter
PmodDA2
12Bit
Serial Data
 Input
VCO 
Tune
 
Figure 20 - FM Demodulator Block Diagram 
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5.1.1 A/D Converter 
The AD Converter board used is the PmodAD1 from Digilent, 
shown in figure 21. These boards contain two 
ADCS7476MSPS 12-bit A/D Converters, along with two 2-
pole Sallen-Key anti-aliasing filters. The full scale voltage 
range is from 0V to 3.3V. We use one of these A/D converts to sample the 455 kHz frequency 
modulated input signal. The maximum sampling rate of the A/D is 1 MSPS, therefore, we will 
just meet the nyquist criteria to sample our 455KHz signal.  
The A/D converter uses the serial peripheral interface. Instead of using SPI directly, Digilent 
provides a VHDL component to interface with the A/D converter.  
VHDL PmodAD1 Interface Component 
The PmodAD1 interface component is shown in figure 22, and a description of the signals and 
usage follow.  
 
Figure 22 - PmodAD1 VHDL Interface Component  
Figure 21 - Digilent PmodAD1 
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General Signals: 
CLK – System clock that the component will use to generate SCLK. 
RST – Asynchronous Reset 
PmodAD1 Interface Signals: 
SDATA1 - The signal for the serial data retrieved from the A/D Converter. 
SDATA2 – The signal for the serial data retrieved from the second A/D converter.  
SCLK – The clock for the ADCS7476MSPS A/D converter chips. 
nCS – The chip select signal to enable the A/D converter chips.  
User Interface Signals: 
DATA1(11:0) – The 12 bit digitized sample of the input waveform for the first A/D chip. 
DATA2(11:0) – The 12 bit digitized sample of the input waveform for the second A/D chip. 
START – The bit to set to tell the A/D to start the conversion process. Start must remain high 
during the conversion process. 
DONE – This bit is set high when the A/D converter is ready for another conversion.  
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Component Usage 
In order to properly use the component the state diagram in figure 23 must be followed. 
We start off in the Idle state. To start a conversion we 
change START to ‘1’ and wait until the ShiftIn state is 
complete and we are in the SyncData state. Once we want 
to sync the data we flip START back to 0 and then the 
conversion will be pushed on to the DATA Buses. 
The way this state diagram is implemented in VHDL code 
is to use a counter and invert START at the appropriate 
clock counts. That is, count to 1 then flip START to ‘1’. 
The conversion will begin and take 18 clock cycles to 
complete. Therefore, when we count to 19 we flip START back to ‘0’ to reach the Idle state, 
where we will then have the data on the DATA bus and will then restart the counter. A full 
conversion takes 20 clock cycles (SCLK) to complete. If START flips back to 0 before the 
SyncData state is reached, then no conversion will take place.  
 
A full description on how to use the A/D reference component is at [5] 
http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,401,499&Prod=PMOD-AD1 
  
Figure 23 - PmodAD1 State Diagram 
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5.1.2 D/A Converter 
The D/A Converter board used is the PmodAD2 from 
Digilent, shown in figure 24. This board contains two 
DAC121S101 12 bit D/A converters. The full scale voltage 
range is 0V to 3.3V. Our requirements on the D/A converter 
are not so demanding since our output is an audio signal. 
We will be operating the D/A at 12.5MHz. 20 clock cycles are required to complete a 
conversion. Therefore, our output will be sampled at 625kHz.  
 
The D/A converter uses the serial peripheral interface (SPI). Instead of using SPI directly, 
Digilent provides a VHDL component to interface with the A/D converter.  
  
Figure 24 - Digilent PmodDA2 
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VHDL PmodDA2 Interface Component 
 
The PmodAD2 interface component is shown in Figure 
25, and a description of the signals and usage follow.  
 
 
General Signals: 
CLK – System clock that the component will use to generate SCLK. 
RST – Asynchronous Reset 
PmodDA2 Interface Signals: 
D1 – The signal for the serial output data for the PmodDA2 
D2 – The signal for the second D/A converter on the PmodDA2 
CLK_OUT – The clock for the DAC121S101 chips 
NSYNC – The bit to latch the data inside the PmodDA2 after the data has been shifted into it. 
User Interface Signals: 
DATA1(11:0) – The 12 bit word that is to be converted by the D/A converter. 
DATA2(11:0) – The 12 bit word that is to be converted by the second D/A converter. 
START – The bit to set to start the conversion process. 
DONE – The bit that is set high when the conversion process is complete. 
  
Figure 25 - PmodDA2 VHDL Interface Component 
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Component Usage 
In order to properly use the component, the state diagram in figure 26 must be followed. 
 
Starting in the Idle state, we set START to ‘1’ to begin the 
conversion process. We wait until the ShiftOut is complete 
and we are in the SyncData state. We then set START to ‘0’ 
and the PmodAD2 will complete a conversion.  
 
The way this state diagram is implemented in VHDL code is 
to use a counter and invert START at the appropriate clock 
counts. That is, count to 1 then flip START to ‘1’. The data 
will be shifted into the D/As and will take 18 clock cycles 
to complete. Therefore, when we count to 19 we flip START back to ‘0’ and reset the counter to 
complete a conversion. Therefore, a full conversion takes 20 clock cycles (CLK_OUT) to 
complete. If START flips back to 0 before SyncData is reached, then no conversion will take 
place.  
 
A full description on how to use the D/A Converter is found at [6] 
http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,401,487&Prod=PMOD-DA2 
  
Figure 26 - PmodDA2 State Diagram 
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5.1.3 Phase Detector 
The phase detector component is called MultPhaseDet in 
the VHDL model. The phase detector component is shown 
in figure 27. The phase detector is implemented by taking 
the two input signals, VCO(11:0) and REF(11:0) and  
multiplying them to product SOUT(11:0). The result is shifted 
to the right by 12 bits, to produce a 12bit output at SOUT(11:0). 
 
  
VCO(11:0)
REF(11:0)
SOUT(11:0)
entity MultPhaseDet is 
    Port ( REF : in  STD_LOGIC_VECTOR (11 downto 0); 
           VCO : in  STD_LOGIC_VECTOR (11 downto 0); 
           SOUT : out  STD_LOGIC_VECTOR (11 downto 0)); 
end MultPhaseDet; 
 
architecture Behavioral of MultPhaseDet is 
 signal OUT_TEMP : STD_LOGIC_VECTOR (23 downto 0); 
  
begin 
 OUT_TEMP <= VCO * REF; 
 SOUT <= (OUT_TEMP(23 downto 12)); 
 
end Behavioral; 
Figure 27 - Phase Detector Component 
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5.1.4 Lowpass Filter 
The lowpass filter component, shown in figure 28, is 
called Lowpass in the VHDL model. The component 
implements the recursive equation that was 
designed in the design section. 
 
                                            
The design requires one previous value for the output and one previous value for the input. 
Registers are implemented in order to keep track of the previous values. The VHDL model 
should be redesigned now that I have learned more about VHDL. It is not necessary to keep 
track of two different last_inputs and last_outputs. When changing the value of a register, it 
does not take effect till the end of that clock cycle, therefore, you can read the old value of a 
register as you change it to a new value. The        multiplication in the difference equation is 
accomplished with a shift to the right by 16 bits. 
  
CLK
RST
FILTER_IN(11:0)
FILTER_OUT(11:0)
Figure 28 - Lowpass Filter Component 
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entity Lowpass is 
    Port ( CLK : in  STD_LOGIC; 
           RST : in  STD_LOGIC; 
           FILTER_IN : in  STD_LOGIC_VECTOR (11 downto 0); 
           FILTER_OUT : out  STD_LOGIC_VECTOR (11 downto 0)); 
end Lowpass; 
 
architecture Behavioral of Lowpass is 
 signal CURRENT_INPUT : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal LAST_INPUT0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal LAST_INPUT1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal LAST_OUTPUT0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal LAST_OUTPUT1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal CURRENT_OUTPUT : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal COUNT : STD_LOGIC := '0'; 
begin 
 CURRENT_INPUT(11 downto 0) <= FILTER_IN; 
  
 process(CLK,RST) 
 begin 
  if (RST = '1') then 
   LAST_INPUT0 <= "000000000000"; 
   LAST_INPUT1 <= "000000000000"; 
   LAST_OUTPUT0 <= "000000000000"; 
   LAST_OUTPUT1 <= "000000000000"; 
   CURRENT_OUTPUT <= "000000000000"; 
  elsif rising_edge(CLK) then 
   COUNT <= NOT COUNT;--To keep track of which last_input and last_output to use. 
   if COUNT = '0' then 
    LAST_INPUT1 <= CURRENT_INPUT; 
    LAST_OUTPUT1 <= CURRENT_OUTPUT; 
    CURRENT_OUTPUT <= SHR(("100101001110" * CURRENT_INPUT + "100101001110" * LAST_INPUT0 +                                              
"1110110101100011" * LAST_OUTPUT0), "10000"); --2382,2382,60771 
   elsif COUNT = '1' then 
    LAST_INPUT0 <= CURRENT_INPUT; 
    LAST_OUTPUT0 <= CURRENT_OUTPUT; 
    CURRENT_OUTPUT <= SHR(("100101001110" * CURRENT_INPUT + "100101001110" * LAST_INPUT1 + 
"1110110101100011" * LAST_OUTPUT1), "10000"); 
   end if; 
  end if; 
 end process; 
 
 FILTER_OUT <= CURRENT_OUTPUT(11 downto 0); 
 
end Behavioral; 
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5.1.5 Numerically Controlled Oscillator 
The NCO component, shown in figure 29, is called 
NCO in the VHDL model. The component contains a 
cosine rom within it. The cosine rom has pre-
calculated values for a cosine function of 1Hz up to 
Pi/2. Reconstructing the cosine wave from the first 
quadrant allows us to produce a higher resolution cosine wave with a smaller ROM.  All the 
other portions of the cosine wave are constructed as follows: 
 
For 0 ≤ PHASE_ADDRESS ≤ 65536  NCO_OUT <= 2096 + COS_DATA(PHASE_ADDRESS) 
For 65536 ≤ PHASE_ADDRESS ≤ 131072 NCO_OUT <= 2096 – COS_DATA(131072-PHASE_ADDRESS) 
For 131072 ≤ PHASE_ADDRESS ≤ 196608  NCO_OUT <= 2096 – COS_DATA(PHASE_ADDRESS-131072) 
For 196608 ≤ PHASE_ADDRESS ≤ 262144  NCO_OUT <= 2096 + COS_DATA(262144 - PHASE_ADDRESS) 
 
Every clock cycle we add the OFFSET word and TUNE word to the PHASE_ADDRESS, therefore, 
sampling our cosine rom. The larger the OFFSET and TUNE words are, the higher the frequency 
the output is.  
  
CLK
RST
OFFSET(23:0)
TUNE(11:0)
NCO_OUT(11:0)
Figure 29 - NCO component 
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entity NCO is 
    Port ( CLK : in  STD_LOGIC; 
           RST : in  STD_LOGIC; 
           OFFSET : in  STD_LOGIC_VECTOR (23 downto 0); 
     TUNE : in STD_LOGIC_VECTOR (11 downto 0); 
           NCO_OUT : out  STD_LOGIC_VECTOR (11 downto 0)); 
end NCO; 
 
architecture Behavioral of NCO is 
 
 component CosRom 
  port(  ADDRESS : in STD_LOGIC_VECTOR (15 downto 0); 
     COS_DATA : out STD_LOGIC_VECTOR (11 downto 0)); 
 end component; 
  
 signal PHASE_ACCUM : STD_LOGIC_VECTOR(23 downto 0) := "000000000000000000000000"; 
 signal PHASE_ADDRESS : STD_LOGIC_VECTOR(17 downto 0) := "000000000000000000"; 
 signal ADDRESS : STD_LOGIC_VECTOR(15 downto 0); 
 signal COS_DATA : STD_LOGIC_VECTOR(11 downto 0); 
 signal FREQ : STD_LOGIC_VECTOR(23 downto 0); 
begin 
 COSROM1: CosRom port map(ADDRESS, COS_DATA); 
 FREQ <= OFFSET + TUNE; 
 process(CLK,RST) 
 begin 
  if(RST = '1') then 
   PHASE_ACCUM <= "000000000000000000000000"; 
  elsif(rising_edge(CLK)) then 
   PHASE_ACCUM <= PHASE_ACCUM + FREQ; 
   PHASE_ADDRESS <= PHASE_ACCUM(23 downto 6); 
    
   if(PHASE_ADDRESS <= "10000000000000000") then 
    ADDRESS <= PHASE_ADDRESS(15 downto 0); 
    NCO_OUT <= "100000000000"+COS_DATA; 
   elsif(PHASE_ADDRESS <= "100000000000000000") then 
    ADDRESS <= "100000000000000000" - PHASE_ADDRESS(15 downto 0); 
    NCO_OUT <= "100000000000"-COS_DATA; 
   elsif(PHASE_ADDRESS <= "110000000000000000") then 
    ADDRESS <= PHASE_ADDRESS(15 downto 0) - "100000000000000000"; 
    NCO_OUT <= "100000000000"-COS_DATA; 
   else 
    ADDRESS <= "1000000000000000000" - PHASE_ADDRESS(15 downto 0); 
    NCO_OUT <= "100000000000"+COS_DATA; 
   end if; 
   --NCO_OUT <= NCO_OUT; 
  end if; 
 end process; 
  
end Behavioral; 
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5.1.6 Channel Selection 
Channel selection was implemented with an additional process instead of another component. 
CLK1Hz is generated by dividing the main clock down by 25e6. 
 CHANNEL: process(RST, CLK1HZ) 
 begin 
  if(RST = '1') then 
   DATA2_DA <= "000000000000"; 
  elsif rising_edge(CLK1HZ) then 
   if BTN2 = '1' then 
    DATA2_DA <= DATA2_DA + 10; 
   elsif BTN1 = '1' then 
    DATA2_DA <= DATA2_DA - 10; 
   end if; 
  end if; 
 end process; 
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5.2 FM Front End 
The construction and testing of each RF Frontend component will be presented in this section. 
5.2.1 RF Amplifier 
The RF amplifier circuit was built as shown in figure 7 in the design section. The constructed RF 
amplifier is shown in figure 30. 
 
Figure 30 - RF Amplifier Picture 
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Figure 31 - RF Signal before Amplifier Stage 
  
Figure 32 - RF Signal after Amplifier Stage 
From figure 31 and figure 32, the spectrum analyzer shows a 17dB gain from the amplifier 
stage, this is 7dB lower than expected. The two scope captures are taken with the following 
spectrum analyzer settings: 101MHz center frequency, 2dBm reference, 50MHz frequency 
span, 10dB/Div, and a 30kHz resolution bandwidth.   
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5.2.2 RF Filter 
The RF filter was built as shown in figure 9 of the design section. However, Variable capacitors 
were used for the three sections with capacitors to ground. These capacitors allow tuning of the 
RF filter. Additional tuning was accomplished by compressing the inductors. After iterating 
through capacitor tuning and inductor tuning, the response shown in figure 34 was achieved. 
The picture of the constructed RF Filter is shown in figure 33.  
 
Figure 33 - RF Filter Picture 
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Figure 34 - RF Filter Measured Magnitude Response 
As seen in figure 34 the magnitude response is larger than 0 dB around 91MHz. This is a passive 
circuit, so a gain greater than 0 dB should not be possible. However, this may be due to the 
inductors picking up RF signals. 
 
The lower 3dB point of the magnitude reponse is at 88.5MHz the upper 3dB point is at 106MHz. 
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5.2.3 Mixers 
The two mixers are constructed as they were designed in design section in figure 10. Figure 35 
shows the constructed first stage mixer (10.7MHz IF), figure 36 shows the constructed second 
stage mixer (360KHz IF). The mixers were tested by using a frequency synthesizer on the RF and 
LO port and monitoring the output at the IF port with a spectrum analyzer.  
 
Figure 35 - 10.7MHz IF Gilbert Cell Mixer Picture 
 
Figure 36 - 360KHz IF Gilbert Cell Mixer Picture 
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5.2.4 10.7MHz Bandpass Filter  
The 10.7MHz ceramic filter was characterized as shown in figure 37. The insertion loss was 
measured at 9dB. There are not enough points of resolution to determine the 3dB points 
however, they appear to be close to 10.55MHz and 10.8MHz.  
 
Figure 37 - 10.7MHz Bandpass Filter Measure Magnitude Response 
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5.2.5 Automatic Gain Control 
The AGC circuit was built as shown in figure 12 of the design section. The performance of the 
AGC circuit is shown in figure 38. The output is held at a constant -7dBm as long as the input is 
at least -60dBm. Figure 39 shows the constructed AGC circuit.  
 
 
Figure 38 - Automatic Gain Control Measured Response 
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Figure 39 - Automatic Gain Control Circuit Picture 
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5.2.6 11.06MHz Oscillator 
The Colpitts oscillator circuit was built as shown in the design section in figure 13. The oscillator 
output was verified to be at 11.06MHz with an oscilloscope. The crystal used is a 11.06MHz 
crystal. Figure 40 shows the constructed oscillatorcircuit.  
 
Figure 40 - 11.06MHz Colpitts Oscillator Picture 
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5.2.7 Voltage Controlled Oscillator 
 The VCO control circuit and biasing were built as shown in the design section in figure 16. The 
first iteration of this design did not include the 100uF decoupling capacitor at the control node 
of the VCO. Initially the node was only decoupled with a 1uF capacitor, after decoupling with 
the 100uF capacitor the phase noise of the VCO got considerably better and thus was added to 
the design. The op-amps used are LF351s. However, any general purpose op-amp will work. 
Figure 41 shows the constructed VCO circuit.  
 
 
Figure 41 - Voltage Controlled Oscillator Picture 
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5.2.8 Anti-Aliasing Filter and Amplifier 
The Anti-Aliasing Filter and Amplifier were built as shown in figure 18 of the design section. 
Instead of using one resistor for the feedback resistor of the amplifier, a 10KOhm in series with 
a 50Kohm potentiometer was used. The potentiometer allows the user to control the gain so 
that, given that the input signal is high enough, we can adjust the peak voltage of the output to 
fit within our 3.3V range on the A/D converter. Note that this circuit is followed by a capacitor 
and resistor circuit that operates as a level shifter, DC shifting the output by 1.65V. The open 
nodes of the LF351 op-amps were decoupled to ground since they were picking up RF signals. 
The constructed anti-aliasing filter and amplifier is shown in figure 42.  
 
 
Figure 42 - Anti-Aliasing Filter and Amplifier Picture 
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5.2.9 Additional Components 
Initially this voltage regulator was going to be used on a rail for a direct digital synthesis 
oscillator chip that was going to be used instead of the VCO. However, this regulator was 
repurposed to supply the supply voltage required for the mixers and is used as the voltage 
source for other voltage dividers that are used throughout the circuit.  
LM317
2
Vi=10V
1
3 Vout=3.4V
R1=1kΩ 
R2=1.67kΩ 
 
Figure 43 - Voltage Regulator 
The 1.3V for the offset in the VCO control circuit is achieved by using dividing the 3.4V output of 
the voltage regulator in figure 43. Also the 1.6V needed to DC shift the output of the anti-
aliasing filter and amplifier is achieved with a voltage divider from this regulator as well.  
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6.  Integration and System Testing 
Each component was integrated together as shown in figure 44. A 75Ohm impedance FM 
antenna was plugged into the Antenna input of the system. The receiver is a 50Ohm system so 
there is a slight mismatch which may account for some signal attenuation of the RF signal. An 
audio amplifier was connect to the audio output, and then to a speaker. Initially, only faint 
whispers of music made it through the system, although it was mostly noise. However, after I 
discovered a bad amplifier and replaced it I was able to pick up the following stations at my 
house: 88.5, 89.3, and 91.3MHz. Using the large rooftop antenna on campus I was able to pick 
up many more stations although they were all noisier than the three stations I picked up with 
the small dipole antenna.  
 
Figure 44 - Integrated FM Receiver 
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7.  Conclusion 
The FM receiver was a success. While not perfect, you can tune to FM radio stations and listen 
in. A further analysis of this prototype would need to be done to see why the output is noisy 
and why the receiver has to have very good reception in order to hear anything at all. Some 
suggestions for a better receiver are as follows:  
 Additional gain at the RF stage  
 Use balanced mixers 
 Increase the output power of the automatic gain control circuit 
 Shield RF sensitive components such as the inductors 
 Use a faster transistor for the 11.06MHz oscillator 
 Improve the phase lock loop to handle larger signals.  
This FM receiver is not practical, that is, it is expensive, large, and noisy. There are $10 chips on 
the market that could replace most of this circuit. However, this method does give more 
experience in RF design than using a single chip. Also, implementing the phase lock loop on the 
FPGA gives good VHDL experience.   
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9.  Appendix 
A. Parts Lists and Costs 
Project Parts Notes 
Cost 
Estimate Quantity Amount 
    NEXY Board   $90.00 1 $90.00 
    NEXYS A/D Converter PmodAD1 $25.00 1 $25.00 
    NEXYS D/A Converter PmodDA2 $25.00 1 $25.00 
    Voltage Controlled Oscillator POS-200 $12.00 1 $12.00 
    Mixers HFA3101 $6.00 2 $12.00 
    Variable Gain Amplifiers AD603 $10.00 2 $20.00 
    RF Amplifier MAV-11 $3.00 2 $6.00 
    RF Amplifier 
689-1003-1-
ND $3.44 1 $3.44 
   11.06MHz Crystal   $0.59 1 $0.59 
   10.7MHz IF Filter 490-4710-ND $0.36 1 $0.36 
   Op-Amps LF351 $0.50 4 $2.00 
   Transistor Array CA3096 $0.50 1 $0.50 
   Voltage Regulator LM317 $0.30 1 $0.30 
    Audio Amplifier LM386 $2.00 1 $2.00 
    Speaker   $5.00 1 $5.00 
          
Total       $204.19 
Total W/Out NEXYS       $64.19 
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B. Time Table 
Date 
Time 
(Hours) Description 
1/25/10- 
3/1/2010 20 
Researching digital PLLs, phase detectors and loop filters. 
Implemented parts of the PFD design in VHDL 
3/2/2010 7 Scrapped PFD Design, Got ADC and DAC working properly 
3/3/2010 7 Started 1st Order LP Filter 
3/4/2010 4 Completed 1st Order LP Filter 
3/7/2010 2 Started NCO 
3/8/2010 3 Working on NCO 
3/9/2010 6 Completed NCO 
3/10/2010 6 Got it demodulating 
3/12/2010 2 Demoing FM demodulator 
3/14/2010 2 Writing EE463 Report 
3/15/2010 4 Writing EE463 Report 
3/30/2010 5 Implemented Moving Average Filter 
4/5/2010 4 Receiver Frontend 
4/15/2010 4 Found parts to buy for front end 
4/26/2010 2 AGC Research 
4/27/2010 3 AGC Construction 
4/28/2010 3 AGC Construction 
4/30/2010 5 AGC Measurements, DDS for LO 
5/9/2010 5 DDS 
5/11/2010 4 DDS 
5/15/2010 6 DDS 
5/16/2010 6 DDS 
5/17/2010 4 DDS 
5/18/2010 4 DDS 
5/19/2010 4 Mixer and 10.7MHz Filter 
5/20/2010 6 DDS, Mixer and 10.7MHz Test 
5/21/2010 3 DDS 
5/22/2010 6 DDS 
5/23/2010 6 DDS (Gave up on it) 
5/24/2010 3 Built Second Mixer 
5/25/2010 3 RF Filter Design and Build 
5/26/2010 2 Secoond Mixer Test 
5/27/2010 2 RF Filter Test 
5/28/2010 3 Design and build of VCO Control Circuit 
5/29/2010 6 11.06Filter Design and Test 
5/30/2010 7 500MHz Sallen Key LPF and Amplifier Design and Build 
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5/31/2010 5 500MHz and amplifier redesign 
6/1/2010 7 System Integration and Testing 
6/7/2010 3 Project Report 
6/8/2010 2 Project Report 
6/9/2010 5 Project Report 
6/10/2010 8 Project Report 
      
Total 199   
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C. VHDL Code Listing 
FMADPLL – Main Component 
library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
use IEEE.STD_LOGIC_ARITH.ALL; 
use IEEE.STD_LOGIC_UNSIGNED.ALL; 
 
entity FMADPLL is 
    Port ( CLK : in  STD_LOGIC; 
           RST : in  STD_LOGIC; 
           SDATA1 : in  STD_LOGIC; 
           SDATA2 : in  STD_LOGIC; 
     OUTPUT_FILTER_SWITCH : in STD_LOGIC; 
     BTN0 : in STD_LOGIC; 
     BTN1 : in STD_LOGIC; 
     BTN2 : in STD_LOGIC; 
           SCLK : out  STD_LOGIC; 
           nCS : out  STD_LOGIC; 
           CLK_OUT : out  STD_LOGIC; 
     NSYNC : out STD_LOGIC; 
           D1 : out  STD_LOGIC; 
           D2 : out  STD_LOGIC ); 
end FMADPLL; 
 
architecture Behavioral of FMADPLL is 
 component AD1RefComp  
  Port (  
   --General usage 
    CLK      : in std_logic;          
    RST      : in std_logic; 
      
    --Pmod interface signals 
    SDATA1   : in std_logic; 
    SDATA2   : in std_logic; 
    SCLK     : out std_logic; 
    nCS      : out std_logic; 
       
    --User interface signals 
    DATA1    : out std_logic_vector(11 downto 0); 
    DATA2    : out std_logic_vector(11 downto 0); 
    START    : in std_logic;  
    DONE     : out std_logic 
            ); 
 end component; 
  
 component DA2RefComp 
   Port (  
    --General usage 
    CLK      : in std_logic;       
    RST      : in std_logic; 
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    --Pmod interface signals 
    D1       : out std_logic; 
    D2       : out std_logic; 
    CLK_OUT  : out std_logic; 
    nSYNC    : out std_logic; 
      
    --User interface signals 
    DATA1    : in std_logic_vector(11 downto 0); 
    DATA2    : in std_logic_vector(11 downto 0); 
    START    : in std_logic;  
    DONE     : out std_logic    
     ); 
 end component; 
  
 component Lowpass is 
   Port ( CLK : in  STD_LOGIC; 
      RST : in  STD_LOGIC; 
      FILTER_IN : in  STD_LOGIC_VECTOR (11 downto 0); 
      FILTER_OUT : out  STD_LOGIC_VECTOR (11 downto 0)); 
 end component; 
  
 component MultPhaseDet is 
   Port ( REF : in  STD_LOGIC_VECTOR (11 downto 0); 
      VCO : in  STD_LOGIC_VECTOR (11 downto 0); 
      SOUT : out  STD_LOGIC_VECTOR (11 downto 0)); 
 end component; 
  
 component NCO is 
    Port ( CLK : in  STD_LOGIC; 
           RST : in  STD_LOGIC; 
           OFFSET : in  STD_LOGIC_VECTOR (23 downto 0); 
     TUNE : in STD_LOGIC_VECTOR (11 downto 0); 
           NCO_OUT : out  STD_LOGIC_VECTOR (11 downto 0)); 
 end component; 
  
 component MAF is --Moving Average Filter 
    Port ( CLK : in  STD_LOGIC; 
    RST : in STD_LOGIC; 
    MAF_IN : in  STD_LOGIC_VECTOR (11 downto 0); 
    MAF_OUT : out  STD_LOGIC_VECTOR (11 downto 0)); 
 end component; 
  
 signal VREF : std_logic_vector(11 downto 0) := "000000000000"; 
 signal DATA2_AD : std_logic_vector(11 downto 0)  := "000000000000"; 
 signal START_AD : std_logic :='0'; 
 signal DONE_AD : std_logic :='0'; 
 signal LOOPFILTER_IN : std_logic_vector(11 downto 0) := "100000000000"; 
 signal LOOPFILTER_OUT : std_logic_vector(11 downto 0) := "000000000000"; 
 signal MAFFILTER_OUT : std_logic_vector(11 downto 0) := "000000000000"; 
 signal DATA1_DA : std_logic_vector(11 downto 0) := "000000000000"; 
 signal DATA2_DA : std_logic_vector(11 downto 0) := "000000000000"; 
 signal START_DA : std_logic :='0'; 
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 signal DONE_DA : std_logic; 
 signal nCS_S : std_logic; 
 signal NSYNC_S : std_logic; 
 signal CLK_OUT_S : std_logic; 
 signal SCLK_S : std_logic; 
 signal DA_TIMER : std_logic_vector(4 downto 0) := "00000"; 
 signal AD_TIMER : std_logic_vector(4 downto 0) := "00000"; 
 signal OFFSET : STD_LOGIC_VECTOR(23 downto 0) := "000000110010110010110101"; --208053, 310kHz 
 signal NCO_OUT : STD_LOGIC_VECTOR(11 downto 0); 
 signal COUNT1HZ : STD_LOGIC_VECTOR(24 downto 0) := "0101111101011110000100000"; --25e6 
 signal CLK1HZ : STD_LOGIC := '0'; 
   
begin 
 AD1: AD1RefComp port map (CLK, RST, SDATA1, SDATA2, SCLK_S, nCS_S, VREF, DATA2_AD, START_AD, 
DONE_AD); 
 Lowpass1: Lowpass port map (nCS_S, RST, LOOPFILTER_IN, LOOPFILTER_OUT); --Using nCS_s as the clock, since 
its frequency is the same as the sample rate.  
 DA1: DA2RefComp port map (CLK, RST, D1, D2, CLK_OUT_S, NSYNC_S, DATA1_DA, DATA2_DA, START_DA, 
DONE_DA); 
 MPD1: MultPhaseDet port map(VREF,NCO_OUT,LOOPFILTER_IN); 
 NCO1: NCO port map(CLK,RST,OFFSET,LOOPFILTER_OUT,NCO_OUT); 
 MAF1: MAF port map(nCS_s,RST,LOOPFILTER_OUT,MAFFILTER_OUT); 
  
  
 SCLK <= SCLK_S; 
 NSYNC <= NSYNC_S; 
 nCS <= nCS_S; 
 CLK_OUT <= CLK_OUT_S; 
 
 DATA1_DA <= MAFFILTER_OUT when OUTPUT_FILTER_SWITCH = '1' else 
     LOOPFILTER_OUT; 
  
 ADConversion: process(SCLK_S,RST) 
 begin 
  if(RST = '1') then 
   START_AD <= '0'; 
   AD_TIMER <= "00000"; 
  elsif(rising_edge(SCLK_S)) then 
   AD_TIMER <= AD_TIMER + 1; 
   if(AD_TIMER = "00001") then --Was in the IDLE state, go to SHIFTIN state 
    START_AD <= '1'; 
   elsif(AD_TIMER = "10011") then --Should now be in the SYNCDATA state 
    AD_TIMER <= "00000"; 
    START_AD <= '0'; 
   end if; 
  end if; 
 end process;    
  
 DAConversion: process(CLK_OUT_S,RST) 
 begin 
  if(RST = '1') then 
   START_DA <= '0'; 
  elsif(rising_edge(CLK_OUT_S)) then 
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   DA_TIMER <= DA_TIMER + 1; 
   if(DA_TIMER = "00001") then 
    START_DA <= '1'; 
   elsif(DA_TIMER = "10011") then 
    START_DA <= '0'; 
    DA_TIMER <= "00000"; 
   end if; 
  end if; 
 end process; 
  
 --------------------------------------------------------------------------------- 
 -- Purpose: Increase the base tuning word when a button is held down           -- 
 --          Decrease the base tuning word when a different button is held down -- 
 --------------------------------------------------------------------------------- 
 DDSFreq: process(CLK, RST) 
 begin 
  if(RST = '1') then 
   OFFSET <= "000000110010110010110101"; --208053, 310kHz 
   COUNT1HZ <= "0101111101011110000100000"; --25e6 
  elsif rising_edge(CLK) then 
   if COUNT1HZ = "0000000000000000000000000" then 
    CLK1HZ <= NOT CLK1HZ; 
    COUNT1HZ <= "0101111101011110000100000"; --25e6 
    if BTN0 = '1' then 
     OFFSET <= OFFSET + "000000000000110100011011"; --671, 1kHz 
    --elsif BTN1 = '1' then 
     --OFFSET <= OFFSET - "000000000000110100011011"; --671 
    end if; 
   else 
    COUNT1HZ <= COUNT1HZ - 1; 
   end if; 
  end if; 
 end process; 
  
 --------------------------------------------------------------------------------- 
 -- Purpose: Increment the voltage on DA2, for VCO channel selection            -- 
 --------------------------------------------------------------------------------- 
  
 CHANNEL: process(RST, CLK1HZ) 
 begin 
  if(RST = '1') then 
   DATA2_DA <= "000000000000"; 
  elsif rising_edge(CLK1HZ) then 
   if BTN2 = '1' then 
    DATA2_DA <= DATA2_DA + 10; 
   elsif BTN1 = '1' then 
    DATA2_DA <= DATA2_DA - 10; 
   end if; 
  end if; 
 end process; 
  
end Behavioral; 
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AD1RefComp - A/D Reference Component 
The A/D Reference Component used is copyright of Digilent. The component can be found at www.Digilentinc.com 
[5] 
DA2RefComp – D/A Reference Component 
The D/A Reference Component used is copyright of Digilent. The component can be found at www.Digilentinc.com 
[6] 
Lowpass – Lowpass Filter Component 
library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
use IEEE.STD_LOGIC_ARITH.ALL; 
use IEEE.STD_LOGIC_UNSIGNED.ALL; 
 
entity Lowpass is 
    Port ( CLK : in  STD_LOGIC; 
           RST : in  STD_LOGIC; 
           FILTER_IN : in  STD_LOGIC_VECTOR (11 downto 0); 
           FILTER_OUT : out  STD_LOGIC_VECTOR (11 downto 0)); 
end Lowpass; 
 
architecture Behavioral of Lowpass is 
 signal CURRENT_INPUT : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal LAST_INPUT0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal LAST_INPUT1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal LAST_OUTPUT0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal LAST_OUTPUT1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal CURRENT_OUTPUT : STD_LOGIC_VECTOR (11 downto 0) := "000000000000"; 
 signal COUNT : STD_LOGIC := '0'; 
begin 
 CURRENT_INPUT(11 downto 0) <= FILTER_IN; 
  
 process(CLK,RST) 
 begin 
  if (RST = '1') then 
   LAST_INPUT0 <= "000000000000"; 
   LAST_INPUT1 <= "000000000000"; 
   LAST_OUTPUT0 <= "000000000000"; 
   LAST_OUTPUT1 <= "000000000000"; 
   CURRENT_OUTPUT <= "000000000000"; 
  elsif rising_edge(CLK) then 
   COUNT <= NOT COUNT;--To keep track of which last_input and last_output to use, this is necessary since 
the code under each codition executes at the same clock edge. 
   if COUNT = '0' then 
    LAST_INPUT1 <= CURRENT_INPUT; 
    LAST_OUTPUT1 <= CURRENT_OUTPUT; 
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    CURRENT_OUTPUT <= SHR(("100101001110" * CURRENT_INPUT + "100101001110" * LAST_INPUT0 + 
"1110110101100011" * LAST_OUTPUT0), "10000"); --2382,2382,60771 
   elsif COUNT = '1' then 
    LAST_INPUT0 <= CURRENT_INPUT; 
    LAST_OUTPUT0 <= CURRENT_OUTPUT; 
    CURRENT_OUTPUT <= SHR(("100101001110" * CURRENT_INPUT + "100101001110" * LAST_INPUT1 + 
"1110110101100011" * LAST_OUTPUT1), "10000"); 
   end if; 
  end if; 
 end process; 
 
 FILTER_OUT <= CURRENT_OUTPUT(11 downto 0); 
 
end Behavioral; 
 
MultPhaseDet – Phase Detector Component 
library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
use IEEE.STD_LOGIC_ARITH.ALL; 
use IEEE.STD_LOGIC_UNSIGNED.ALL; 
 
entity MultPhaseDet is 
    Port ( REF : in  STD_LOGIC_VECTOR (11 downto 0); 
           VCO : in  STD_LOGIC_VECTOR (11 downto 0); 
           SOUT : out  STD_LOGIC_VECTOR (11 downto 0)); 
end MultPhaseDet; 
 
architecture Behavioral of MultPhaseDet is 
 signal OUT_TEMP : STD_LOGIC_VECTOR (23 downto 0); 
  
begin 
 OUT_TEMP <= VCO * REF; 
 SOUT <= (OUT_TEMP(23 downto 12)); 
 
end Behavioral; 
 
MAF – Moving Average Filter (Not used) 
library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
use IEEE.STD_LOGIC_ARITH.ALL; 
use IEEE.STD_LOGIC_UNSIGNED.ALL; 
 
entity MAF is 
    Port ( CLK : in  STD_LOGIC; 
    RST : in STD_LOGIC; 
    MAF_IN : in  STD_LOGIC_VECTOR (11 downto 0); 
    MAF_OUT : out  STD_LOGIC_VECTOR (11 downto 0)); 
end MAF; 
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architecture Behavioral of MAF is 
 type SAMPLE_ARRAY is array (0 to 64) of std_logic_vector (11 downto 0); 
 signal SAMPLE_ARRAY_CONTENTS : SAMPLE_ARRAY := (others => (others => '0')); 
 signal SCOUNTER : std_logic_vector (6 downto 0)  := (others => '0'); 
 signal WRITE_ADDRESS : std_logic_vector (5 downto 0) := (others => '0'); 
 signal READ_ADDRESS : std_logic_vector (5 downto 0) := (others => '0'); 
 signal LAST_OUTPUT : std_logic_vector(17 downto 0) := (others => '0'); 
begin 
 process(CLK,RST) 
 begin 
  if rising_edge(CLK) then 
   SAMPLE_ARRAY_CONTENTS(conv_integer(unsigned(WRITE_ADDRESS))) <= MAF_IN; 
   LAST_OUTPUT <= LAST_OUTPUT + MAF_IN - 
SAMPLE_ARRAY_CONTENTS(conv_integer(unsigned(WRITE_ADDRESS+1))); 
   WRITE_ADDRESS <= WRITE_ADDRESS + 1; 
  end if; 
 end process; 
 MAF_OUT <= "100"*LAST_OUTPUT(17 downto 6)-"100000000000"; 
end Behavioral; 
 
CosRom - Cosine Rom 
entity CosRom is 
 port(  ADDRESS : in STD_LOGIC_VECTOR (15 downto 0); 
    COS_DATA : out STD_LOGIC_VECTOR (11 downto 0)); 
end CosRom; 
 
architecture behavior of CosRom is         
 type ROM is array (0 to 65535) of STD_LOGIC_VECTOR (11 downto 0); 
 constant COS_ROM : ROM := ( 
  0 => "011111111111", 
  1 => "011111111111", 
  2 => "011111111111", 
 
…………………Omitted since this would be over 65,000 lines 
 
      65533 => "000000000000", 
  65534 => "000000000000", 
  65535 => "000000000000"); 
  
begin 
 
COS_DATA <= COS_ROM(conv_integer(unsigned(ADDRESS))); 
 
end behavior; 
 
Constrains file 
NET "CLK" LOC = A8; 
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NET "D1" LOC = R11; 
NET "D2" LOC = P8; 
NET "NSYNC" LOC = T12; 
NET "CLK_OUT" LOC = T10; 
NET "RST" LOC = K12; 
NET "SCLK" LOC = R12; 
NET "SDATA1" LOC = R13; 
NET "SDATA2" LOC = T13; 
NET "nCS" LOC = T14; 
NET "OUTPUT_FILTER_SWITCH" LOC = N15; 
NET "BTN0" LOC = J13; 
NET "BTN1" LOC = K14; 
NET "BTN2" LOC = K13; 
#NET "BTN2" CLOCK_DEDICATED_ROUTE = FALSE; 
 
 
